TY - GEN
T1 - 2.5 Gbit/s compact transimpedance amplifier using active inductor in 130nm CMOS technology
AU - Atef, Mohamed
AU - Abd-Elrahman, Diaa
PY - 2014
Y1 - 2014
N2 - This paper presents the analysis and design of a 2.5 Gbit/s transimpedance amplifier (TIA) realized in 130nm CMOS technology. The proposed TIA uses a common source (CS) amplifier with active inductive peaking (AP-TIA). The TIA is followed by a post amplifier and an output driver to provide an interface to the measurement setup. The post layout simulation demonstrates that the TIA achieves 46.16 dBΩ transimpedance gain with 2 GHz bandwidth for 2 pF input capacitance including the photodiode, ESD, and pad capacitance. The integrated input referred noise current is 1.062 μArms. The complete optical receiver has 76.78 dBΩ transimpedance gain, and optical sensitivity of -21 dBm for BER= 10-1 at data rate of 2.5 Gbit/s. The TIA alone consumes 5.4 mW whereas the total power consumption of the complete optical receiver is 47.3mW for 1.8V single supply voltage.
AB - This paper presents the analysis and design of a 2.5 Gbit/s transimpedance amplifier (TIA) realized in 130nm CMOS technology. The proposed TIA uses a common source (CS) amplifier with active inductive peaking (AP-TIA). The TIA is followed by a post amplifier and an output driver to provide an interface to the measurement setup. The post layout simulation demonstrates that the TIA achieves 46.16 dBΩ transimpedance gain with 2 GHz bandwidth for 2 pF input capacitance including the photodiode, ESD, and pad capacitance. The integrated input referred noise current is 1.062 μArms. The complete optical receiver has 76.78 dBΩ transimpedance gain, and optical sensitivity of -21 dBm for BER= 10-1 at data rate of 2.5 Gbit/s. The TIA alone consumes 5.4 mW whereas the total power consumption of the complete optical receiver is 47.3mW for 1.8V single supply voltage.
KW - Active inductor
KW - Optical receiver
KW - Transimpedance amplifier
UR - http://www.scopus.com/inward/record.url?scp=84906658466&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84906658466&partnerID=8YFLogxK
U2 - 10.1109/MIXDES.2014.6872165
DO - 10.1109/MIXDES.2014.6872165
M3 - Conference contribution
AN - SCOPUS:84906658466
SN - 9788363578046
T3 - Proceedings of the 21st International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2014
SP - 103
EP - 107
BT - Proceedings of the 21st International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2014
PB - IEEE Computer Society
T2 - 21st International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2014
Y2 - 19 June 2014 through 21 June 2014
ER -