A 61-nW Level-Crossing ADC with Adaptive Sampling for Biomedical Applications

Yuting Hou; Jiali Qu; Zhenzhen Tian; Mohamed Atef; Khalil Yousef; Yong Lian; Guoxing Wang

doi:10.1109/TCSII.2018.2841037

A 61-nW Level-Crossing ADC with Adaptive Sampling for Biomedical Applications

Yuting Hou, Jiali Qu, Zhenzhen Tian, Mohamed Atef, Khalil Yousef, Yong Lian, Guoxing Wang

Research output: Contribution to journal › Article › peer-review

53 Citations (Scopus)

Abstract

An ultra-low-power level-crossing analog-To-digital converter (LC-ADC) with on-chip adaptive sampling is presented. Different from conventional ADCs based on Nyquist sampling, LC-ADC utilizes sparsity of signals for low power data acquisition. To save power, the proposed adaptive sampling scheme is implemented with only one scaler and one high-precision comparator, which is in sharp contrast to conventional LC-ADCs that require an n-bit digital-To-Analog converter and two comparators. Implemented in 0.18-\mu {\mathrm{ m}} CMOS process, the proposed ADC consumes only 61 nW under 0.5V supply, and achieves 5.6 bits equivalent numbers of bits and 35 dB signal-To-noise and distortion ratio with an operating frequency up to 1 kHz.

Original language	English
Article number	8371733
Pages (from-to)	56-60
Number of pages	5
Journal	IEEE Transactions on Circuits and Systems II: Express Briefs
Volume	66
Issue number	1
DOIs	https://doi.org/10.1109/TCSII.2018.2841037
Publication status	Published - Jan 2019
Externally published	Yes

Keywords

LC-ADC
Ultra-low power
on-chip adaptive sampling

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/TCSII.2018.2841037

Cite this

@article{4543088260604f9189b7ad5f5a395eb5,

title = "A 61-nW Level-Crossing ADC with Adaptive Sampling for Biomedical Applications",

abstract = "An ultra-low-power level-crossing analog-To-digital converter (LC-ADC) with on-chip adaptive sampling is presented. Different from conventional ADCs based on Nyquist sampling, LC-ADC utilizes sparsity of signals for low power data acquisition. To save power, the proposed adaptive sampling scheme is implemented with only one scaler and one high-precision comparator, which is in sharp contrast to conventional LC-ADCs that require an n-bit digital-To-Analog converter and two comparators. Implemented in 0.18-\mu {\mathrm{ m}} CMOS process, the proposed ADC consumes only 61 nW under 0.5V supply, and achieves 5.6 bits equivalent numbers of bits and 35 dB signal-To-noise and distortion ratio with an operating frequency up to 1 kHz.",

keywords = "LC-ADC, Ultra-low power, on-chip adaptive sampling",

author = "Yuting Hou and Jiali Qu and Zhenzhen Tian and Mohamed Atef and Khalil Yousef and Yong Lian and Guoxing Wang",

note = "Publisher Copyright: {\textcopyright} 2004-2012 IEEE.",

year = "2019",

month = jan,

doi = "10.1109/TCSII.2018.2841037",

language = "English",

volume = "66",

pages = "56--60",

journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",

issn = "1549-7747",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

TY - JOUR

T1 - A 61-nW Level-Crossing ADC with Adaptive Sampling for Biomedical Applications

AU - Hou, Yuting

AU - Qu, Jiali

AU - Tian, Zhenzhen

AU - Atef, Mohamed

AU - Yousef, Khalil

AU - Lian, Yong

AU - Wang, Guoxing

PY - 2019/1

Y1 - 2019/1

N2 - An ultra-low-power level-crossing analog-To-digital converter (LC-ADC) with on-chip adaptive sampling is presented. Different from conventional ADCs based on Nyquist sampling, LC-ADC utilizes sparsity of signals for low power data acquisition. To save power, the proposed adaptive sampling scheme is implemented with only one scaler and one high-precision comparator, which is in sharp contrast to conventional LC-ADCs that require an n-bit digital-To-Analog converter and two comparators. Implemented in 0.18-\mu {\mathrm{ m}} CMOS process, the proposed ADC consumes only 61 nW under 0.5V supply, and achieves 5.6 bits equivalent numbers of bits and 35 dB signal-To-noise and distortion ratio with an operating frequency up to 1 kHz.

AB - An ultra-low-power level-crossing analog-To-digital converter (LC-ADC) with on-chip adaptive sampling is presented. Different from conventional ADCs based on Nyquist sampling, LC-ADC utilizes sparsity of signals for low power data acquisition. To save power, the proposed adaptive sampling scheme is implemented with only one scaler and one high-precision comparator, which is in sharp contrast to conventional LC-ADCs that require an n-bit digital-To-Analog converter and two comparators. Implemented in 0.18-\mu {\mathrm{ m}} CMOS process, the proposed ADC consumes only 61 nW under 0.5V supply, and achieves 5.6 bits equivalent numbers of bits and 35 dB signal-To-noise and distortion ratio with an operating frequency up to 1 kHz.

KW - LC-ADC

KW - Ultra-low power

KW - on-chip adaptive sampling

UR - http://www.scopus.com/inward/record.url?scp=85059046733&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85059046733&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2018.2841037

DO - 10.1109/TCSII.2018.2841037

M3 - Article

AN - SCOPUS:85059046733

SN - 1549-7747

VL - 66

SP - 56

EP - 60

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

IS - 1

M1 - 8371733

ER -

A 61-nW Level-Crossing ADC with Adaptive Sampling for Biomedical Applications

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this