A dual-voltage hybrid NEMS-CMOS low-power scheme

Mihai Tache, Valeriu Beiu, Tsu Jae King Liu

    Research output: Chapter in Book/Report/Conference proceedingConference contribution


    In this paper we propose a dual-voltage hybrid NEMS-CMOS scheme to reduce dynamic power consumption. The scheme uses a smaller input/output voltage to propagate information, and a larger voltage to drive (control) the NEMS. CMOS amplifiers are used to interface these two voltages. Gates with a large(r) number of inputs perform better, which matches the optimal NEMS circuit topology. Simulations for a 4-input Boolean function show that power reductions can be significant.

    Original languageEnglish
    Title of host publicationProceedings of the International Semiconductor Conference, CAS
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    Number of pages4
    ISBN (Electronic)9781479939169
    Publication statusPublished - Nov 24 2014
    Event37th International Semiconductor Conference, CAS 2014 - Sinaia, Romania
    Duration: Oct 13 2014Oct 15 2014

    Publication series

    NameProceedings of the International Semiconductor Conference, CAS


    Conference37th International Semiconductor Conference, CAS 2014


    • CMOS
    • NEMS
    • hybrid
    • low-power

    ASJC Scopus subject areas

    • Electronic, Optical and Magnetic Materials
    • Condensed Matter Physics
    • Electrical and Electronic Engineering


    Dive into the research topics of 'A dual-voltage hybrid NEMS-CMOS low-power scheme'. Together they form a unique fingerprint.

    Cite this