A dual-voltage hybrid NEMS-CMOS low-power scheme

Mihai Tache; Valeriu Beiu; Tsu Jae King Liu

doi:10.1109/SMICND.2014.6966438

A dual-voltage hybrid NEMS-CMOS low-power scheme

Mihai Tache, Valeriu Beiu, Tsu Jae King Liu

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper we propose a dual-voltage hybrid NEMS-CMOS scheme to reduce dynamic power consumption. The scheme uses a smaller input/output voltage to propagate information, and a larger voltage to drive (control) the NEMS. CMOS amplifiers are used to interface these two voltages. Gates with a large(r) number of inputs perform better, which matches the optimal NEMS circuit topology. Simulations for a 4-input Boolean function show that power reductions can be significant.

Original language	English
Title of host publication	Proceedings of the International Semiconductor Conference, CAS
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	211-214
Number of pages	4
ISBN (Electronic)	9781479939169
DOIs	https://doi.org/10.1109/SMICND.2014.6966438
Publication status	Published - Nov 24 2014
Event	37th International Semiconductor Conference, CAS 2014 - Sinaia, Romania Duration: Oct 13 2014 → Oct 15 2014

Publication series

Name	Proceedings of the International Semiconductor Conference, CAS

Conference

Conference	37th International Semiconductor Conference, CAS 2014
Country/Territory	Romania
City	Sinaia
Period	10/13/14 → 10/15/14

Keywords

CMOS
NEMS
hybrid
low-power

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1109/SMICND.2014.6966438

Cite this

A dual-voltage hybrid NEMS-CMOS low-power scheme. / Tache, Mihai; Beiu, Valeriu; Liu, Tsu Jae King.
Proceedings of the International Semiconductor Conference, CAS. Institute of Electrical and Electronics Engineers Inc., 2014. p. 211-214 6966438 (Proceedings of the International Semiconductor Conference, CAS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Tache, M, Beiu, V & Liu, TJK 2014, A dual-voltage hybrid NEMS-CMOS low-power scheme. in Proceedings of the International Semiconductor Conference, CAS., 6966438, Proceedings of the International Semiconductor Conference, CAS, Institute of Electrical and Electronics Engineers Inc., pp. 211-214, 37th International Semiconductor Conference, CAS 2014, Sinaia, Romania, 10/13/14. https://doi.org/10.1109/SMICND.2014.6966438

@inproceedings{6f1331b9c0f848a7a25d729a23a9cc66,

title = "A dual-voltage hybrid NEMS-CMOS low-power scheme",

abstract = "In this paper we propose a dual-voltage hybrid NEMS-CMOS scheme to reduce dynamic power consumption. The scheme uses a smaller input/output voltage to propagate information, and a larger voltage to drive (control) the NEMS. CMOS amplifiers are used to interface these two voltages. Gates with a large(r) number of inputs perform better, which matches the optimal NEMS circuit topology. Simulations for a 4-input Boolean function show that power reductions can be significant.",

keywords = "CMOS, NEMS, hybrid, low-power",

author = "Mihai Tache and Valeriu Beiu and Liu, {Tsu Jae King}",

note = "Publisher Copyright: {\textcopyright} 2014 IEEE.; 37th International Semiconductor Conference, CAS 2014 ; Conference date: 13-10-2014 Through 15-10-2014",

year = "2014",

month = nov,

day = "24",

doi = "10.1109/SMICND.2014.6966438",

language = "English",

series = "Proceedings of the International Semiconductor Conference, CAS",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "211--214",

booktitle = "Proceedings of the International Semiconductor Conference, CAS",

}

TY - GEN

T1 - A dual-voltage hybrid NEMS-CMOS low-power scheme

AU - Tache, Mihai

AU - Beiu, Valeriu

AU - Liu, Tsu Jae King

PY - 2014/11/24

Y1 - 2014/11/24

N2 - In this paper we propose a dual-voltage hybrid NEMS-CMOS scheme to reduce dynamic power consumption. The scheme uses a smaller input/output voltage to propagate information, and a larger voltage to drive (control) the NEMS. CMOS amplifiers are used to interface these two voltages. Gates with a large(r) number of inputs perform better, which matches the optimal NEMS circuit topology. Simulations for a 4-input Boolean function show that power reductions can be significant.

AB - In this paper we propose a dual-voltage hybrid NEMS-CMOS scheme to reduce dynamic power consumption. The scheme uses a smaller input/output voltage to propagate information, and a larger voltage to drive (control) the NEMS. CMOS amplifiers are used to interface these two voltages. Gates with a large(r) number of inputs perform better, which matches the optimal NEMS circuit topology. Simulations for a 4-input Boolean function show that power reductions can be significant.

KW - CMOS

KW - NEMS

KW - hybrid

KW - low-power

UR - http://www.scopus.com/inward/record.url?scp=84916623085&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84916623085&partnerID=8YFLogxK

U2 - 10.1109/SMICND.2014.6966438

DO - 10.1109/SMICND.2014.6966438

M3 - Conference contribution

AN - SCOPUS:84916623085

T3 - Proceedings of the International Semiconductor Conference, CAS

SP - 211

EP - 214

BT - Proceedings of the International Semiconductor Conference, CAS

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 37th International Semiconductor Conference, CAS 2014

Y2 - 13 October 2014 through 15 October 2014

ER -

A dual-voltage hybrid NEMS-CMOS low-power scheme

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this