Adder Circuits Employing Logic Gates Having Discrete Weighted Inputs and a Method of Operation Therewith

Valeriu Beiu (Inventor)

    Research output: Patent

    Original languageEnglish
    Patent numberUS 6,502,120
    Publication statusPublished - Dec 31 2002

    Cite this