Skip to main navigation Skip to search Skip to main content

Automating the CMOS Gate Sizing for Reduced Power/Energy

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Fingerprint

    Dive into the research topics of 'Automating the CMOS Gate Sizing for Reduced Power/Energy'. Together they form a unique fingerprint.
    Sort by

    Engineering

    Computer Science

    Keyphrases