Abstract
In this paper we present two designs of CMOS blocks suitable for integration with RF frontend blocks for test purposes. Those are a programmable RF test attenuator and a reconfigurable low noise amplifier (LNA), optimized with respect to their function and location in the circuit. We discuss their performances in terms of the test- and normal operation mode. The presented application model aims at a transceiver under loopback test with enhanced controllability and detectability. The circuits are designed for 0.35μm CMOS process. Simulation results of the receiver frontend operating in 2.4 GHz band are presented showing tradeoffs between the performance and test functionality.
Original language | English |
---|---|
Pages (from-to) | 151-160 |
Number of pages | 10 |
Journal | Analog Integrated Circuits and Signal Processing |
Volume | 49 |
Issue number | 2 |
DOIs | |
Publication status | Published - Oct 2006 |
Externally published | Yes |
Keywords
- DfT
- Loopback test
- RF frontend
- RF test
- RF-CMOS design
- Radio transceivers
ASJC Scopus subject areas
- Signal Processing
- Hardware and Architecture
- Surfaces, Coatings and Films