GREDA: A fast and more accurate gate reliability EDA tool

Walid Ibrahim, Valeriu Beiu, Azam Beg

    Research output: Contribution to journalArticlepeer-review

    20 Citations (Scopus)


    Generic as well as customized reliability electronic design automation (EDA) tools have been proposed in the literature and used to estimate the reliability of both present and future (nano)circuits. However, the accuracy of many of these EDA tools is questionable as they: 1) either assume that all gates have the same constant probability of failure (PF GATE=const.), or 2) use very simple approaches to estimate the reliability of the elementary gates. In this paper, we introduce a gate reliability EDA tool (GREDA) that is able to estimate more accurately the reliability of CMOS gates by considering: 1) the gate's topology; 2) the variable probability of failure of the individual devices (PF DEV) 3) the applied input vector; 4) the reliability of the input signals; and 5) the input voltage variations (which can be linked to the allowed noise margins). GREDA can be used to calculate PF GATE due to different types of faults and/or defects, and to estimate the effects of enhancing PF DEV on PF GATE. Simulation results show that GREDA can improve on the accuracy of reliability calculations at the gate level.

    Original languageEnglish
    Article number6171048
    Pages (from-to)509-521
    Number of pages13
    JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    Issue number4
    Publication statusPublished - Apr 2012


    • Bayesian network
    • CMOS logic
    • circuit reliability
    • design automation
    • nanotechnology
    • reliability modeling

    ASJC Scopus subject areas

    • Software
    • Computer Graphics and Computer-Aided Design
    • Electrical and Electronic Engineering


    Dive into the research topics of 'GREDA: A fast and more accurate gate reliability EDA tool'. Together they form a unique fingerprint.

    Cite this