Modeling of trace- and block-based caches

Azam Beg, Yul Chu

    Research output: Contribution to journalArticlepeer-review

    4 Citations (Scopus)


    Recent cache schemes, such as trace cache, (fixed-sized) block cache, and variable-sized block cache, have helped improve instruction fetch bandwidth beyond the conventional instruction caches. Trace- and block-caches function by capturing the dynamic sequence of instructions. For industry standard benchmarks (e.g., SPEC2000), performance comparison of various configurations of these caches using simulations can take days or even weeks. In this paper, we demonstrate that neural network models can be time-efficient alternatives to the simulations. The models are able to predict the multi-variate and non-linear behavior of trace- and block-caches, in terms of trace miss rate and average trace length. The models can be potentially used in compiler optimization or in pedagogical settings.

    Original languageEnglish
    Pages (from-to)711-729
    Number of pages19
    JournalJournal of Circuits, Systems and Computers
    Issue number5
    Publication statusPublished - Oct 2007


    • Basic blocks
    • Block cache
    • Cache-modeling
    • Compiler optimization
    • Neural network
    • Trace cache
    • Variable-sized block cache

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering


    Dive into the research topics of 'Modeling of trace- and block-based caches'. Together they form a unique fingerprint.

    Cite this