On modeling of parallel repeater-insertion methodologies for SoC interconnects

Falah R. Awwad, Mohamed Nekili, Venkatanarayama Ramachandran, Mohamad Sawan

Research output: Contribution to journalArticlepeer-review

19 Citations (Scopus)


Parallel repeaters are proven to outperform serial repeaters in terms of delay, power and silicon area when regenerating signals in system-on-chip (SoC) interconnects. In order to avoid fundamental weaknesses associated with previously published parallel repeater-insertion models, this paper presents a new mathematical modeling for parallel repeater-insertion methodologies in SoC interconnects. The proposed methodology is based on modeling the repeater pull-down resistance in parallel with the interconnect. Also, to account for the effect of interconnect inductance, two moments were used in the transfer function, as opposed to previous Elmore delay models which consider only one moment for RC interconnects. A direct consequence of this new type of modeling is an increased challenge in the mathematical modeling of interconnects. HSpice electrical and C++/ MATLAB simulations are conducted to assess the performance of the proposed optimization methodology using a 0.25-μm CMOS technology. Simulation results show that this repeater-insertion methodology can be used to optimize SoC interconnects in terms of propagation delay, and provide VLSI/SoC designers with optimal design parameters, such as the type as well as the position and size of repeaters to be used for interconnect regeneration, faster than with conventional HSpice simulations.

Original languageEnglish
Pages (from-to)322-335
Number of pages14
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Issue number1
Publication statusPublished - Feb 2008


  • Delay
  • Integrated circuit interconnections
  • Integrated circuit modeling
  • Interconnects
  • Mathematical model
  • Modeling
  • Parallel Repeaters
  • Repeaters
  • System-on-a-chip
  • VLSI/SoC
  • Wire

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture


Dive into the research topics of 'On modeling of parallel repeater-insertion methodologies for SoC interconnects'. Together they form a unique fingerprint.

Cite this