Optimal practical perceptron addition application to single electron technology

Valeriu Beiu; Mawahib Sulieman

Optimal practical perceptron addition application to single electron technology

Valeriu Beiu, Mawahib Sulieman

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Networks of perceptrons provide efficient solutions for many Boolean functions, including addition. That is why, a large number of solutions have been proposed for the addition of two binary numbers. Such solutions have been optimized with respect to different cost functions, most commonly: depth, size, fan-ins, weights, and thresholds. In this paper we will review constructive solutions for addition using perceptrons, and introduce a class of novel hybrid perceptron adders which is optimal for practical applications (i.e., having 16- to 128-bit inputs). Quantitative comparison with the latest solutions in terms of depth, size, weights, thresholds, fan-in, will be presented, Finally, a single electron technology implementation will be detailed and characterized.

Original language	English
Title of host publication	Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the INternational Conference on VLSI, VLSI'04
Editors	H.R. Arabnia, M. Guo, L.T. Yang
Pages	541-547
Number of pages	7
Publication status	Published - 2004
Externally published	Yes
Event	Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04 - Las Vegas, NV, United States Duration: Jun 21 2004 → Jun 24 2004

Publication series

Name	Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04

Other

Other	Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04
Country/Territory	United States
City	Las Vegas, NV
Period	6/21/04 → 6/24/04

Keywords

Addition
Perceptron (threshold logic gate)
Single electron technology (SET)

ASJC Scopus subject areas

General Engineering

Cite this

Beiu, V., & Sulieman, M. (2004). Optimal practical perceptron addition application to single electron technology. In H. R. Arabnia, M. Guo, & L. T. Yang (Eds.), Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the INternational Conference on VLSI, VLSI'04 (pp. 541-547). (Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04).

Optimal practical perceptron addition application to single electron technology. / Beiu, Valeriu; Sulieman, Mawahib.
Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the INternational Conference on VLSI, VLSI'04. ed. / H.R. Arabnia; M. Guo; L.T. Yang. 2004. p. 541-547 (Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Beiu, V & Sulieman, M 2004, Optimal practical perceptron addition application to single electron technology. in HR Arabnia, M Guo & LT Yang (eds), Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the INternational Conference on VLSI, VLSI'04. Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04, pp. 541-547, Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04, Las Vegas, NV, United States, 6/21/04.

Beiu V, Sulieman M. Optimal practical perceptron addition application to single electron technology. In Arabnia HR, Guo M, Yang LT, editors, Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the INternational Conference on VLSI, VLSI'04. 2004. p. 541-547. (Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04).

Beiu, Valeriu ; Sulieman, Mawahib. / Optimal practical perceptron addition application to single electron technology. Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the INternational Conference on VLSI, VLSI'04. editor / H.R. Arabnia ; M. Guo ; L.T. Yang. 2004. pp. 541-547 (Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04).

@inproceedings{4835acee656948f0acb49c96dd85eccc,

title = "Optimal practical perceptron addition application to single electron technology",

abstract = "Networks of perceptrons provide efficient solutions for many Boolean functions, including addition. That is why, a large number of solutions have been proposed for the addition of two binary numbers. Such solutions have been optimized with respect to different cost functions, most commonly: depth, size, fan-ins, weights, and thresholds. In this paper we will review constructive solutions for addition using perceptrons, and introduce a class of novel hybrid perceptron adders which is optimal for practical applications (i.e., having 16- to 128-bit inputs). Quantitative comparison with the latest solutions in terms of depth, size, weights, thresholds, fan-in, will be presented, Finally, a single electron technology implementation will be detailed and characterized.",

keywords = "Addition, Perceptron (threshold logic gate), Single electron technology (SET)",

author = "Valeriu Beiu and Mawahib Sulieman",

year = "2004",

language = "English",

isbn = "1932415416",

series = "Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04",

pages = "541--547",

editor = "H.R. Arabnia and M. Guo and L.T. Yang",

booktitle = "Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the INternational Conference on VLSI, VLSI'04",

note = "Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04 ; Conference date: 21-06-2004 Through 24-06-2004",

}

TY - GEN

T1 - Optimal practical perceptron addition application to single electron technology

AU - Beiu, Valeriu

AU - Sulieman, Mawahib

PY - 2004

Y1 - 2004

N2 - Networks of perceptrons provide efficient solutions for many Boolean functions, including addition. That is why, a large number of solutions have been proposed for the addition of two binary numbers. Such solutions have been optimized with respect to different cost functions, most commonly: depth, size, fan-ins, weights, and thresholds. In this paper we will review constructive solutions for addition using perceptrons, and introduce a class of novel hybrid perceptron adders which is optimal for practical applications (i.e., having 16- to 128-bit inputs). Quantitative comparison with the latest solutions in terms of depth, size, weights, thresholds, fan-in, will be presented, Finally, a single electron technology implementation will be detailed and characterized.

AB - Networks of perceptrons provide efficient solutions for many Boolean functions, including addition. That is why, a large number of solutions have been proposed for the addition of two binary numbers. Such solutions have been optimized with respect to different cost functions, most commonly: depth, size, fan-ins, weights, and thresholds. In this paper we will review constructive solutions for addition using perceptrons, and introduce a class of novel hybrid perceptron adders which is optimal for practical applications (i.e., having 16- to 128-bit inputs). Quantitative comparison with the latest solutions in terms of depth, size, weights, thresholds, fan-in, will be presented, Finally, a single electron technology implementation will be detailed and characterized.

KW - Addition

KW - Perceptron (threshold logic gate)

KW - Single electron technology (SET)

UR - http://www.scopus.com/inward/record.url?scp=12744281237&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=12744281237&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:12744281237

SN - 1932415416

SN - 9781932415414

T3 - Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04

SP - 541

EP - 547

BT - Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the INternational Conference on VLSI, VLSI'04

A2 - Arabnia, H.R.

A2 - Guo, M.

A2 - Yang, L.T.

T2 - Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04

Y2 - 21 June 2004 through 24 June 2004

ER -

Optimal practical perceptron addition application to single electron technology

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this