Optimising nanometric CMOS logic cells for low-power, low-energy, and noise margin

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Optimising nanometric CMOS logic cells for low-power, low-energy, and noise margin'. Together they form a unique fingerprint.

Keyphrases

Computer Science