Reduced interconnects in neural networks using a time multiplexed architecture based on quantum devices

Peter M. Kelly, Fergal Tuffy, Valeriu Beiu, Liam J. McDaid

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    The interconnection problem associated with large scale hardwarebased neural networks is well known. A time multiplexed neural network architecture using silicon based quantum devices with MOS/CMOS devices is described and shows significant increased functional density compared to conventional devices.

    Original languageEnglish
    Title of host publicationNano-Net - 4th International ICST Conference, Nano-Net 2009, Proceedings
    Pages242-250
    Number of pages9
    DOIs
    Publication statusPublished - 2009
    Event4th International ICST Conference on Nano-Net, Nano-Net 2009 - Lucerne, Switzerland
    Duration: Oct 18 2009Oct 20 2009

    Publication series

    NameLecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering
    Volume20 LNICST
    ISSN (Print)1867-8211

    Other

    Other4th International ICST Conference on Nano-Net, Nano-Net 2009
    Country/TerritorySwitzerland
    CityLucerne
    Period10/18/0910/20/09

    Keywords

    • Interconnects
    • Neural network (NN)
    • Quantum device
    • Resonant tunneling device (RTD)
    • Time multiplexed architecture (TMA)

    ASJC Scopus subject areas

    • Computer Networks and Communications

    Fingerprint

    Dive into the research topics of 'Reduced interconnects in neural networks using a time multiplexed architecture based on quantum devices'. Together they form a unique fingerprint.

    Cite this